We propose an energy-efficient real-time scheduling algorithm based on T-L Plane abstraction. The algorithm is designed to exploit Dynamic Power Management and generates a new event called event-s to render longer idle intervals, which increases the chances of switching a processor to the sleep mode. We compare the proposed algorithm with previous work and show that it is effective for energy management.
Introduction
There has been increasing interest in energy-efficient realtime/embedded systems equipped with multi-processors. The most popular techniques to save energy of a processor include Dynamic Power Management (DPM) and Voltage Frequency Scaling (VFS). DPM [1] switches a processor to lower power consumption states such as idle or sleep modes from the active mode. VFS scales the frequency of a processor since the frequency directly relates to its power consumption. There are recent scheduling approaches based on Dynamic Voltage Frequency Scaling (DVFS) [2] - [5] and Static Voltage Frequency Scaling (SVFS) [6] , [7] .
The T-L plane scheme is actively adopted to develop scheduling algorithms for real-time tasks on multi-core systems. LLREF [8] and LRE-TL [9] algorithms are efficient real-time scheduling algorithms for periodic and sporadic tasks, respectively. An extension to LLREF was made so that it can schedule tasks with synchronization [10] . Later Funaoka et al. advanced the algorithm to allow tasks to be work conserving [11] and help the system to reduce wasteful idle times. It was further extended to deal with energy consumption with static voltage and frequency scaling [7] . T-R plane was proposed along with NNLF scheduling algorithm [12] to handle dynamic events such as aperiodic services. Cho et al. proposed work conserving and non-work conserving algorithms to reduce migrations of tasks [13] . Alhussian et al. proposed a technique for sporadic tasks to reduce the task migrations [14] . A few approaches [2] - [5] made the energy-efficient extension to the T-L plane based algorithms using DVFS recently. RT-DVFS [2] scales the frequency of processors with respect to the fluctuation of task execution time. LRE-DVFS-EACH [3] scales the frequency of processor when sporadic tasks are released on multiprocessor. GMF [4] is a non-uniform frequency scaling algorithm for uniform multiprocessors. However, to the best of our knowledge, most energyefficient scheduling algorithms based on the T-L plane abstraction studied so far did not consider DPM but only utilized VFS. Zhang et al. briefly mentioned the utilization of idle intervals [5] , however, they mainly focused on DVFS and did not fully exploit DPM.
In this paper, we make an extension of the T-L plane based real-time scheduling algorithm LLREF [8] to exploit the DPM technique. Figure 1 shows the taxonomy of global scheduling algorithms based on T-L plane abstraction. In the figure, TM represents the technique for minimizing task migrations. WC and NWC represent work conserving and non-work conserving scheduling algorithms, respectively. The proposed algorithm (TL-DPM in Fig. 1 ) introduces a new event called event-s which is designed to let the system steal tasks scheduled for the upcoming T-L plane. The event renders longer idle intervals in the next plane in hoping that they become long enough to accommodate the sleep mode. Figure 2 shows the basic concept of T-L plane. For each task T i with periodical arrivals at a i1 , a i2 , . . . , and the cost c i , its deadline is assumed to be the same as its period. In the figure, horizontal and vertical axes represent time (T) and local remaining execution (L), respectively. Each dotted slope from (a i j , c i ) to (a i j+1 , 0) represents the fluid schedule of a task. The absolute deadline of every task divides time as the vertical dotted lines and a triangle containing its fluid schedule is placed between every two adjacent deadlines.
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Copyright c 2015 The Institute of Electronics, Information and Communication Engineers By overlapping all triangles with the same time intervals, we can construct a T-L plane as shown in the bottom of the figure. Since it is impractical to realize the fluid scheduling, scheduling decisions are made based on local laxity times of the tasks and events such as event-c and event-b which will be explained in the following.
For illustration purpose, assume that we are given a task set as shown in Table 1 . Figure 3 shows how LLREF [3] schedules the tasks using T-L plane abstraction. The tasks are shown as tokens moving from t 0 to t f , the start and end time of the current plane, respectively. For this example, ignore the tokens enclosed by parenthesis; they are only valid in our proposed algorithm explained in the next section. The tasks assigned to the processors move diagonally down like T 2 and T 3 at t 0 . Otherwise, they move horizontally like T 4 . When a token hits the bottom, an event-b occurs and the processor that has executed the task becomes available. Note that every processor is available at t 0 in each T-L plane. When a processor is available, the task with the highest local utilization is assigned to it. The local utilization of a task T i is l i, j /(t f − t cur ) where l i, j is remaining time at current time t cur . The local utilization indicates the processor capacity required for executing T i from t cur to t f . When a token hits the slope of T-L plane, an event-c occurs and the corresponding task must be assigned to one of the processors immediately.
Extension for DPM
For the processors supporting multiple operating modes, we can reduce the power consumption by utilizing the sleep and idle mode of the processors. LLREF can be incorporated with DPM by the following simple extension to the b-event handler and we shall refer to it as a naive approach in this paper:
• If the wait queue is not empty, then the handler resumes its normal behavior, i.e., pick a task and let the processor execute it.
• If the wait queue is empty, then check if t f −t cur > c sleep .
If it is true, then the processor is switched to the sleep mode till the end of the current plane. Otherwise, we switch the processor to the idle mode.
In the above c sleep is break-even time for the sleep mode; in order to put a processor to the sleep mode, the idle interval must be long enough to compensate the overhead for the transitions, which occur when the processor is switched from active to sleep and from sleep to active. Now we extend the naïve approach so that we can render longer idle intervals in the next plane. The idea is to allow the scheduler to steal the tasks originally scheduled to be executed in the next plane when a transition to the sleep mode is not permissible. Figure 4 illustrates this idea in detail. A new event named event-s occurs instead of event-b when the execution of a task is just completed by a processor, the wait queue is empty, and t f − t cur is smaller than c sleep . These conditions imply that the processor has nothing to do and the remaining time is not long enough to utilize the sleep mode.
At initialization (else part), it accepts a set of ready tasks and returns an array of running tasks. When an event-c is detected, the corresponding task is moved to Q run from ready queue ζ cur . The victim is the one with the smallest remaining time in the execution queue.
In case of an event-b, a task in ζ cur moves to Q run . How- ever, if ζ cur is empty, then the processor executing the task caused the event-b enters the sleep mode and the task is removed from Q run . Upon the detection of event-s, the scheduler selects a task originally scheduled for the next plane and its corresponding instance has been completed for current T-L plane. If there is no such task, we let the processor go to the idle mode. In the algorithm, the method decideLocalParameters sorts the tasks in current queue in the order of local laxities and adjusts the local parameters. The method initNextReadyParameters initializes the tasks to be executed in the next plane. Let us run the algorithm for the same task set used for illustrating LLREF before and compare their energy consumptions. Table 2 shows the processor characteristics, which are typical in many modern processors. In Fig. 3 , the tokens and tasks surrounded by parenthesis are scheduled by our algorithm only. In the naïve approach, however, those intervals would have been filled with the idle mode. Figure 5 (a) shows the scheduling results in the naïve approach for longer durations; the processors P 1 and P 2 are switched to the idle mode for 1ms and 1.5ms every 5ms, respectively. Because the idle intervals are shorter than c sleep = 2ms, none of the processors can exploit the sleep mode. In contrast, Fig. 5 (b) shows that all the processors can enter the sleep mode every 10ms in our proposed algorithm. From the given processor characteristics, it turns out that our proposed algorithm reduces the energy by 323mW every 30ms compared with the naive approach. Theorem 1. The proposed algorithm is never worse than the naïve approach in terms of energy management. Proof: The total energy consumptions for a hyper-period under the naïve and our proposed algorithms are calculated as shown in the following, respectively: E Naive = E A A Naive + E I I Naive + E s S Naive E Proposed = E A A Proposed + E I I Proposed + E S S Proposed where E Naive means the total energy consumption under the naïve approach. A Naive , I Naive , and S Naive represent the total durations of the active, idle, and sleep intervals, respectively under the naïve approach. E A , E I , and E S mean the unit energy consumptions for active, idle, and sleep mode, respectively. A Proposed , I Proposed , S Proposed , and E Proposed can be understood similarly.
Note that A Naive and A Proposed are the same since the two schedules are given the same tasks and their total utilizations are the same. Because the total durations of both approaches are the same, i.e., A Naive + I Naive + S Naive = A Proposed + I Proposed + S Proposed , the equation I Naive + S Naive = I Proposed + S Proposed holds.
From the algorithm description, it is obvious that whenever the condition for sleep mode is satisfied under the naïve approach, the corresponding processor is switched into the sleep mode. So is true for our proposed algorithm. In addition, the proposed algorithm may steal upcoming tasks when the naïve one forces the processor(s) into the idle mode. Those unused idle intervals are accumulated in the next plane and increase the chances of making idle intervals long enough to exploit the sleep mode. This means that I Naive ≥ I Proposed and S Naive ≤ S Proposed . Because E I > E S , E Naive ≥ E Proposed holds.
Conclusions
We proposed an energy-efficient real-time scheduling algorithm based on T-L Plane abstraction for multi-processor systems. In order to exploit DPM, we introduced a new event that can render longer idle intervals by stealing tasks scheduled for the next plane. We showed that the proposed algorithm enables better energy management than a naïve extension of LLREF in typical processor environments.
